The IP cores are characterized by processing 160 bits per clock cycle, resulting in throughputs of 100 Gbit/s on ASIC technologies. Even on state-of-the-art FPGAs throughputs beyond 30 Gbit/s are ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback