The logic only uses NAND gates, but if you consider the flip flop outputs as A, B, and C, it is easier to think of the logic as (A&B)|(B&C)|(A&C). If you apply DeMorgan’s theorem you can convert ...
The output is initially 4.5V for logic 1 and 1.5V for logic 0 ... a Master-Slave J-K Flip Flop, similarly using NAND gates and inverters, can be built. The current state of the project is a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback